Altera_ForumHonored Contributor11 years agoDDR3 HMC power sequenceHi,all! Do the bank which has the DDR3 hard memory controller should power up later than other normal bank power? If there are other restrictions? Thanks a lot.
Recent DiscussionsAgilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When UnpoweredLTC Connector DE10-Standard FPGAQSPI DDR Interface with Cyclone10LP: Maximum frequencySystem PLL of Agliex5 PCIE example design cannot be locked after configurationMAX 10 FPGA POR trip Levsl and tRAMP