Altera_ForumHonored Contributor11 years agoDDR3 HMC power sequenceHi,all! Do the bank which has the DDR3 hard memory controller should power up later than other normal bank power? If there are other restrictions? Thanks a lot.
Recent DiscussionsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredInquiry regarding purchasing FPGA licensesCyclone 10 LP's Extended Industrial partsAgilex 7 F/I Series True Differential Input TerminationSolvedAgilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When UnpoweredSolved