Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

DDR3 clk_n Fitter error

Hi

There is an strange error when I compile my process which include a qsys and ddr3 ipcore.

I run the pin_assignment.tcl file.

I can't find why this error happened.

Device: (Cyclone V)5CEFA5F23I7

http://www.alteraforum.com/forum/attachment.php?attachmentid=11154&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=11155&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=11156&stc=1
multiple-attachments.zip472 KB
No RepliesBe the first to reply

Recent Discussions

  • niliev's avatar
    Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory
    1 day ago
    niliev
  • Lieven13's avatar
    Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?
    2 days ago
    Lieven13
  • SYiwe's avatar
    System PLL of Agliex5 PCIE example design cannot be locked after configuration
    2 days ago
    SYiwe
  • Serge93's avatar
    JTAG Chain Broken on Agilex 7-I Dev Kit
    2 days ago
    Serge93
  • mario's avatar
    Request for Cyclone V Pinout File Information
    2 days ago
    mario
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo