Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

DDR3 clk_n Fitter error

Hi

There is an strange error when I compile my process which include a qsys and ddr3 ipcore.

I run the pin_assignment.tcl file.

I can't find why this error happened.

Device: (Cyclone V)5CEFA5F23I7

http://www.alteraforum.com/forum/attachment.php?attachmentid=11154&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=11155&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=11156&stc=1
multiple-attachments.zip472 KB
No RepliesBe the first to reply

Recent Discussions

  • RyanNguyen's avatar
    Quartus 25.1std | Signal Tap Crash
    1 day ago
    RyanNguyen
  • paulgeisler's avatar
    Build errors on helloworld tutorial
    1 day ago
    paulgeisler
  • finish's avatar
    The Quartus Prime Lite Edition Installer 23.1
    1 day ago
    finish
  • mario's avatar
    Agilex 5 RCOMP_GTS connection change and its effect on HVIO input pins
    2 days ago
    mario
  • sbj's avatar
    Agilex 5 GTS Reference Clock Buffer Protection
    2 days ago
    sbj
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo