Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

DDR3 clk_n Fitter error

Hi

There is an strange error when I compile my process which include a qsys and ddr3 ipcore.

I run the pin_assignment.tcl file.

I can't find why this error happened.

Device: (Cyclone V)5CEFA5F23I7

http://www.alteraforum.com/forum/attachment.php?attachmentid=11154&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=11155&stc=1 http://www.alteraforum.com/forum/attachment.php?attachmentid=11156&stc=1
multiple-attachments.zip472 KB
No RepliesBe the first to reply

Recent Discussions

  • Engineer_M_H's avatar
    Suche Programmierspezifikation für Altera EPM5130QC-1 / CY7C346 (MAX5000)
    16 hours ago
    Engineer_M_H
  • NAika's avatar
    Inquiry Regarding MAX 10 TDO Output Level During JTAG Operation
    18 hours ago
    NAika
  • jaykrishna1's avatar
    HSIO Differential Clock Output VOD and VOCM
    19 hours ago
    jaykrishna1
  • SandeshKumar's avatar
    Quartus Programmer 21.1: JTAG Server Error Code 82 – Port 1309 Cannot Be Bound
    1 day ago
    SandeshKumar
  • pryngshu's avatar
    Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY
    1 day ago
    pryngshu
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo