Altera_ForumHonored Contributor12 years agoDDR3 Calibration failure - Vref Incorrect? Hi, I have an issue with HPS hard DDR3 calibration on the Cyclone V SoC device. I have two boards (the same PCB), one with a single DDR3 device fitted (1Gb x 16) and the other with three device...Show More
Altera_ForumHonored Contributor12 years agoFYI. I uninstalled 13.1 and installed 13.0SP1 with the DP6 patch and it now works.
Recent DiscussionsRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10