Altera_ForumHonored Contributor12 years agoDDR3 Calibration failure - Vref Incorrect? Hi, I have an issue with HPS hard DDR3 calibration on the Cyclone V SoC device. I have two boards (the same PCB), one with a single DDR3 device fitted (1Gb x 16) and the other with three device...Show More
Altera_ForumHonored Contributor12 years agoFYI. I uninstalled 13.1 and installed 13.0SP1 with the DP6 patch and it now works.
Recent DiscussionsCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configurationDownload links not workingJTAG Chain Broken on Agilex 7-I Dev Kit