DDR2 QSYS IP Differential Pair DQS DQS_N Outputs Problem

Hi, I am using the DDR2 SDRAM Controller with UNIPHY in qsys, I have instantiated the ddr controller instance in qsys and have generated the qsys. I am using VHDL. The component declaratio...