Forum Discussion

GOMEZ_IT's avatar
GOMEZ_IT
Icon for Occasional Contributor rankOccasional Contributor
3 years ago
Solved

DDR MT46V16M16P-5B on cycloneIV EP4CE6

Good morning. I would like to use a Micron MT46V16M16TG-6T model sdram on an intel cycloneIV ep4ce6e22c8 144-pin EQFP. This DDR SDRAM is included in the "DDR High Performance Controller v18.1" megawi...
  • AdzimZM_Altera's avatar
    AdzimZM_Altera
    3 years ago

    Hi Luca,


    Yes you can set the "Total Memory interface DQ width" to 16 bits and disable the "Drive DM pins from FPGA" option.


    I hope you can understand the memory parameter setting.

    Do let me know if you have any further question on this thread.


    Regards,

    Adzim


AdzimZM_Altera's avatar
AdzimZM_Altera
Icon for Regular Contributor rankRegular Contributor
3 years ago

Hi Luca,

In my previous reply, the parameter can be found as snapshot below.

Then you will have one DQ group only.

If the "Drive DM pins for FPGA" is set to no, then you're not using the DM pin in the design.

You will have a x8 DQ group in the design.

Regards,

Adzim

  • GOMEZ_IT's avatar
    GOMEZ_IT
    Icon for Occasional Contributor rankOccasional Contributor
    3 years ago

    OK understood. But in case you say I am forced to work with 8 bits on the ram, and not with 16 bits. Is there any way to work at 16bit DQ and not use the 2 bit DM (data mask)?