LiMingchenNew Contributor4 years agoDDR IP avalon waitrequest signal is always high Port0 works normally, and the waItrequest signal of Port1 is always high since power-on.Avalon of DDR3 has timing alarms.Does it have anything to do with this? Or is it for other reasons? Show More
Recent DiscussionsMAX10 Bitstreams AuthenticationArria 10 GX RX max intra-differential pair skewCyclone 10 GX development board collateralsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal Model