Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributordcfifo timing details
I am trying to find out some timing info of dcfifo, but couldn't find it anywhere. The "Single- and Dual-Clock FIFO Megafunction User Guide" talks about the flag latency, but failed to disclose which...
Altera_ForumHonored Contributor
Honored Contributorthe Rdusedw has to have a 2 clock latency in a DC fifo because it has to get the difference in the read and write counters that are in 2 difference clock domains, and needs to synchronise them - hence the extra clock.
As for timing problems with rdempty - what are you doing with this signal? doing some logic with it?
