Data arrival Path in timing analyser

Hi everyone, I just came across a very confusing thing about data arrival path in timing analyser. This path mismatched the actual routing path in the chip planner. I placed a 20-bit adder betwee...