Altera_ForumHonored Contributor11 years agoDATA acquisition from unknown port of ASIC board Hello everyone, I have trouble with getting data from unknown ports. I am working on a reverse engineering project, in this project I don't know anything inside the circuit. This is kind of ...Show More
Altera_ForumHonored Contributor11 years agoYou need a logic analyser - and a LOT of patience.... Regards, Alex
Recent DiscussionsArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)carry chain tdcAgilex5 - Timings configuration