Forum Discussion
Altera_Forum
Honored Contributor
16 years agoCycloneIII internal logic driving PLL
Hi, I have 2 LVDS inputs: Data/Strobe. To recover the clock I XOR the Data/Strobe signals from the LVDS receivers. I need to drive a PLL with this clock, but the Cyclone III Handbook Section 5 Tab...
Altera_Forum
Honored Contributor
16 years agoCan you direct me to an app note of using dynamic phase shift. All of the documentation talks about it, but doesn't give enough detailed info on the inputs to the PLL to implement it.