Forum Discussion

YYang79's avatar
YYang79
Icon for Occasional Contributor rankOccasional Contributor
5 years ago

Cyclone10GX Temperature Issue

Hi, I use a cyclone 10 gx fpga (10CX150YF780C5G) on my pcie card. One transceiver is used as a 10Gbps fiber link and other 4 transceivers are used as Gen1 Pcie X4 lanes. No external memory interfa...
SengKok_L_Intel's avatar
SengKok_L_Intel
Icon for Regular Contributor rankRegular Contributor
4 years ago

For the Bit Error Rate (BER), you probably can play around with the PMA setting. e.g increase the VOD of transmitter


  • YYang79's avatar
    YYang79
    Icon for Occasional Contributor rankOccasional Contributor
    4 years ago

    Since there is no bit error by using Toolkit, I don't think we need to adjust the PMA settings. Am I right?

    I am currently working on Intel's "Low Latency Ethernet 10G MAC Intel® Cyclone® 10 GX FPGA IP
    Design Example" trying to implant it into our board to see what it happens.

    Do you have any suggestion?

    Anyway, thanks a lot.