Cyclone V SoC: When routing HPS CAN0 or CAN1 pins to FPGA receive direction isn't working

I'm using Quartus Prime Lite 16.1. I am programming a Cyclone V Soc on a SocKit / DeNano board. I am accessing the CAN controllers with bare metal code from the second ARM core. With Qsys I select...