Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Cyclone V SoC HPS2FPGA AXI Master - How to enable?

Has anyone been able to use the HPS2FPGA AXI Bridge to access an avalon-mm slave in the FPGA fabric. The Cyclone V SoC Kit's Golden Hardware Reference Design (GHRD) connects an on-chip ram to the hps...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

the same method as lw-axi, change the offset only as follows.

# define ALT_AXI_FPGASLVS_OFST (0xC0000000) // axi_master

# define HW_FPGA_AXI_SPAN (0x40000000) // Bridge span

# define HW_FPGA_AXI_MASK ( HW_FPGA_AXI_SPAN - 1 )

axi_virtual_base = mmap( NULL, HW_FPGA_AXI_SPAN, ( PROT_READ | PROT_WRITE ), MAP_SHARED, fd,ALT_AXI_FPGASLVS_OFST );