ZArslNew Contributor6 years agoCyclone V Kernel Panic after SDRAM EDAC enable I have enabled EDAC support for my Cyclone V custom board in the kernel .config (kernel v. 4.14.54) CONFIG_EDAC=y # CONFIG_EDAC_LEGACY_SYSFS is not set CONFIG_EDAC_DEBUG=y CONFIG_EDAC_A...Show More
FawazJ_AlteraFrequent Contributor6 years agoHello,I would like to know if the issue still persisting.Thank you
Recent DiscussionsWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)Agilex5 - Timings configuration10M04SCU169I7G issue.HDMI example design errors with Agilex 7Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy