Altera_ForumHonored Contributor12 years agoCyclone V in Configuration Error Handling Hi to everyone I built an evaluation board for myself with a lot of electronic and a cyclone V. The problem is, I can't communicate with the FPGA over JTAG. After analysing, I think the FP...Show More
Altera_ForumHonored Contributor12 years agoSo I uploaded my schematic from the whole JTAG part. One of you may see a mistake?jtag.jpg265 KB
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts