Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Cyclone V HS serial interface

Hi. I need an advice in high speed serial interface implementation for Cyclone V GX. I want connect my boards in next sequence: tx0 - > rx1_tx1 -> rx2_tx2 -> ...... -> rxn. Receiver_1 is connect...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

You can create a simple test design to check the fPLL to Native PHY connection before proceed to add more channels.