Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Cyclone V DDR3 controller driver

Hi, I'm attempting to interface with external DDR3 memory on the Cyclone V GX development board. I want to control writing to and reading from the memory with a custom block. I do not want to i...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Hi

I am having similar problems. Why does the MegaWizard generate a Verilog example design, when I have chosen VHDL?