Forum Discussion
Altera_Forum
Honored Contributor
10 years agoHi,
As described in the device handbook, on each side of the device, there are only two fPLL cascade clock lines. There are chances that your design somehow require more than two cascade clock lines which lead Fitter error.