Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Cyclone V Altera PLL Can't do 100 MHz.

Hello, I am desiging a custom board based on the Altera Cyclone V board. I've changed the board oscillator from 50 MHz to 100 MHz. I am trying to make it go throught a PLL inside QSys and then feed 1...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Thank you very much for your answer, unfortunately I have some custom IP which interfaces directly with the TSE MAC.

Cheers

--- Quote Start ---

Dear Aprado,

For example:

Several Altera DMAs inserted and tried on FPGA side, which utilized F2H bridge.

The FPGA-SDRAM interfaces has not been used, yet.

Target platform was Cyclone V SoC DB rev.D (5CSXFC6D6F31C6).

TSE MAC : Why are not you use the HPS' EMAC instead of FPGA TSE_MAC?

Zs.V

--- Quote End ---