Cyclone V - Counter not counting correctly

This could be a stupid question but are you using the right clock in Signaltap? Is it the same than in your process?

Are all your input signals on that state machine correctly synchronized with the clock? If they come from a different clock domain or from outside the FPGA they could require proper synchronization using at least two registers in series to avoid metastability issues.