Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Cyclone PLL frequency range

I’m currently working on project which uses Cyclone Family Part#EP1C20F400I7. Device has internal PLL and I’m using Altera’s megafunction “altpll” component to simulate logic. The device has been con...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

If you supply reference clock different from what you set in the altpll, the PLL might not able to lock to the reference clock. You can try to update the settings in the altpll to take in lower reference clock frequency.