Cyclone IV GX EP4CGX22 LVDS pins

Question

Hello,I need to use high-speed LVDS pins on the EP4CGX22 FPGA.  Now I am completely confused which pins I can use as high-speed LVDS pins.  What is 14/14 highlighted in yellow in the product table? I found the information, that any port cannot be used for high speed LVDS. (https://catherineh.github.io/programming/2016/11/08/picking-lvds-pins-on-the-de0-nano)I tried to use pin planner for this fpga which is in the Quartus Prime Lite, however, I did not know any additional info about the high-speed ports.  I also found information about tcl scripting for pin assigments.  But I have no idea how I can apply it to the desired result.The question would be how can I find out which LVDS ports I can use as high speed (840 Mbps)?Thank you very much for the answers.

amint_intel · Answer

Hello,

The highlighted information from your screenshot is receive/transmit. 
You can find more information about High Speed Differential Interfaces and LVDS from page 22 of this link: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-iv/cyiv-51006.pdf
That is the document you need to refer to to know the General Pin Input/Output (GPIO) of Cyclone IV devices. Another document you can refer to for your design is Pin-Out Files: https://www.intel.com/content/www/us/en/programmable/support/literature/lit-dp.html?1
For your question, Cyclone IV devices support up to  to 840 Mbps transmitter (Tx), 875 Mbps Rx in LVDS interfaces from page 17 of Cyclone IV User Manual from this link: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-iv/cyclone4-handbook.pdf
The way for you to know which Pin Number is from this document https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/rm_civgx_fpga_dev_board.pdf 
I would advise you to check on Pin Assignment tutorial videos over Youtube to learn how to use Quartus.  Intel also has it's own Youtube channel that post tutorial videos on FPGAs. This is one of them: : https://www.youtube.com/watch?v=Jn5keRQAuyw

I hope this helps.

amint_intel · Answer

We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Forum Discussion

Cyclone IV GX EP4CGX22 LVDS pins

2 Replies

Recent Discussions

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working

JTAG Chain Broken on Agilex 7-I Dev Kit