Forum Discussion

New Contributor

3 years ago

Solved

Cyclone IV E implementing SPI

I'm using EP4CE10 as a SPI Master to control LMX2820, then find the control words are not written correctly. Does the I/O pin selection and configuration has special requirement?

EBERLAZARE_I_Intel
3 years ago
Hi,

Regarding the Pin Out, for your device is:
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone-iv/ep4ce10.pdf
https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone-iv

We do not have any example on SPI for Cyclone IV.

Maybe you could check these out, see if it helps:
https://forum.digikey.com/t/spi-3-wire-master-vhdl/12743
http://s100computers.com/My%20System%20Pages/FPGA%20Board%20V2/V2_FPGA_CIRCUITS/SPI_Master/SPI_Master.htm

EBERLAZARE_I_Intel

Regular Contributor

3 years ago

Hi,

Regarding the Pin Out, for your device is:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone-iv/ep4ce10.pdf

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone-iv

We do not have any example on SPI for Cyclone IV.

Maybe you could check these out, see if it helps:

https://forum.digikey.com/t/spi-3-wire-master-vhdl/12743

http://s100computers.com/My%20System%20Pages/FPGA%20Board%20V2/V2_FPGA_CIRCUITS/SPI_Master/SPI_Master.htm

Forum Discussion

Cyclone IV E implementing SPI

Recent Discussions

Cyclone IV GX Invalid JTAG ID Code - EPCS32

Updated .brd file for Stratix 10 GX dev kit

8 port 10/25G ethernet interface in Stratix 10

TSE MAC+PCS (SGMII, Cyclone 10 GX): mdio_out/mdio_oen never toggle, no matter what I write

Check COD for 5CSXFC6C6U23C8N , 10CX220YF780E6G