Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Cyclone IV E Configuration with Enhanced Configuration Devices

Hallo

We have a DE0-NANO Board with the EP4CE22F17C6 FPGA. We are planning to use this FPGA and create our own custom board. There are two questions that we are a bit confused about

1. Is Decompression feature supported in the FPGA EP4CE22F17C6

2. Is this FPGA compatible with the Enhanced Configuration devices (EPC4,EPC8,EPC16) ?? Is it possible to configure the FPGA EP4CE22F17C6 using one this EPC4/EPC8/EPC16 and use the "Page Mode Select" option in case of multiple configuration files?

3 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    8 years ago

    The "configuration and remote system upgrades in cyclone iv devices (https://www.altera.com/en_us/pdfs/literature/hb/cyclone-iv/cyiv-51008.pdf)" chapter of the handbook has the answers.

    Cyclone IV only supports the newer EPCS devices (not EPC devices).

    Look at the 'Remote System Upgrade'. It may offer you an option. However, no - Cyclone IV doesn't support multiple configuration images in a single FLASH device. Alternatively consider Passive Serial programming and hanging the FLASH, containing multiple images, off your configuration host.

    Cheers,

    Alex
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    8 years ago

    thanks for the quick reply.

    So it means we have to use a microprocessor with builtin flash memory or a MAX II device as an external host and then use the PS configuration right?

    this would be something like the Figure 8–13. in page 33 of the link you provided right?
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    8 years ago

    Correct.

    Be cautious of relying on any microprocessor 'built-in memory'. It's likely (depending on the micro) that it will not be big enough for one FPGA image, let alone more than one.

    Cheers,

    Alex