Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Cyclone III LS questions

Hello all. We're going to be using a Cyclone III LS in our upcoming design, and I had a couple questions about it. What size EPCS do I need? Looking at what info I can find, it seems that the...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Excellent, thanks for confirming those things. I looked again at the Design Separation pdf, and I think I have a better idea now. If your secured and separated areas connect directly to IO pins, then the banks that those pins reside in should be isolated from the adjacent banks using those specified pins on the FPGA.

So LogicLock is necessary for design separation, but the bank isolation pins are needed only if IO pins are included in the separated modules.

Thanks for your help!

However, I have to hate you just a little bit. I started a diet recently, and now I REALLY want pancakes.