Forum Discussion

Honored Contributor

16 years ago

Cyclone III, huge cap at VCCD_PLL

Hi All! Altera document "Cyclone® III Device Family Pin Connection Guidelines PCG-01003-1.0" says that 470 uF capacitor must be used at digital power of PLL (besides a lot of ceramic capacitor...

Altera_Forum

Honored Contributor

16 years ago

Some interesting reads:

http://www.altera.com/literature/an/an574.pdf

http://www.altera.com/literature/an/an583.pdf

I would not use a 470uF bulk cap on the VCCD_PLL rail. With the amount of current you are likely to be drawing, you might at most put a 10uF ceramic (besides the high frequency bypass).

I typically put a 1uF a 10uF ceramic in addition to the high frequency bypass.

Jake

Forum Discussion

Cyclone III, huge cap at VCCD_PLL

Recent Discussions

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew

MAX10 Bitstreams Authentication