Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Cyclone III FPGA Is not working above 400Mbps

Hi All, I am using Cyclone III: EP3C40F780C6N FPGA. We are using this for capturing the Image from the sensor. As per the data sheet it should support up to 875 Mbps. I am able to get the...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Please give complete information about the design. What does it mean "data is getting skipped"?

Timing constraints might be insufficient to get proper LVDS receiver phase at highest bit rates. Phase adjustment might be necessary.