Thanks ak6dn. I installed it and the first thing I noticed is lack of support for the SOPC build, which gets to the heart of my problem, which is core IP upgrades. I've already tried some earlier versions, to no avail. My issue is that the cores were generated by Quartus 7 (or 6, depending on whether I believe the output files or the SOPC builder opening dialog). I think this means I have to upgrade the cores starting with with either the last version of Quartus supporting the System Wizard or the earliest version supporting the SOPC builder (versions 6 and 7 which I was hoping to download and try). The main upgrade issue appears to be the DDR2 core. See below for an excerpt the generation report, ddr2_sdram.html).
All the generated files are present but I can't seem to get it to install using the SOPC builder. Qsys is even worse and omits all the cores during the upgrade. As a last resort, I suppose I can regenerate the library module with the "new component" option and add it back to the design, but I was hoping for an option that gets us closer to the original HDL as the verification and validation starting point.
Potentially complicating matters, judging from experimenting with different Quartus versions, there seems to be a point where the Quartus DDR2 core (I don't remember exactly but sometime between versions 10 and 12) where Quartus no longer supports Cyclone II, but before that Quartus version, this particular DDR2 core is not available. That's why I wanted to try version 7. Appreciate any further comments or suggestions.
|
|
| Entity Name |
ddr2_sdram_auk_ddr_sdram |
| Variation Name |
ddr2_sdram |
| Variation HDL |
Verilog HDL |
| Output Directory |
(omitted) |
|
|
The MegaWizard interface is creating the following files in the output directory: |
| File |
Description |
| ddr2_sdram.v |
A MegaCore® function variation file, which defines a Verilog HDL top-level description of the custom MegaCore function. Instantiate the entity defined by this file inside of your design. Include this file when compiling your design in the Quartus II software. |
| ddr2_sdram_bb.v |
Verilog HDL black-box file for the MegaCore function variation. Use this file when using a third-party EDA tool to synthesize your design. |
| [etc etc.] |
|
|