Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Cyclone II LVDS termination on DE2

hey guys, I the plan is to use the Terasic DE2 LVDS lines to receive serial data from an ADC. The Cyclone II device handbook (figure 11-3) says that the LVDS receiver line should terminate with...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

The DE2 board is not really intended for use with LVDS via the GPIO connector. Some of the newer DEx boards are and feature sites for the 100R resistors which, typically, are not fitted. A quick look through the schematics for the DE2 board confirms there aren't any sites for the 100R termination resistors.

So, without those sites on the board you will have to do something along the lines of your diagram. Alternatively, you could consider soldering resistors directly to the back of the DE2 board where the GPIO connector through hole pins are accessible. The closer to the FPGA the better.

Cheers,

Alex