Cyclone 5 SoC - HPS DDR - 16 Bit SDRAM on other bytelanes than 0 and 1

Hello, i'm currently designing a board with a Cyclone V SE with a single 16 bit DDR3 connected to Bytelanes 0 and 1. in order to simplify the layout, the layouter requests to use other bytelanes in...