Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

davekrzy's avatar
davekrzy
Icon for New Contributor rankNew Contributor
1 year ago

Cyclone 10 LP LVDS capability

Can cyclone 10 work with a 250MHz DDR input? LVDS common is 1.25V, differential is 200mV and clock rate is 250 MHz. Thanks.
Generic Io
AqidAyman_Altera's avatar
AqidAyman_Altera
Icon for Regular Contributor rankRegular Contributor
1 year ago

Hello,


You can refer to the datasheet here on the LVDS specification of Cyclone 10 LP:

https://www.intel.com/content/www/us/en/docs/programmable/683251/current/differential-i-o-standard-specifications.html


LVDS Receiver Timing Specification:

https://www.intel.com/content/www/us/en/docs/programmable/683251/current/lvds-receiver-timing-specifications.html


Regards,

Aqid


Recent Discussions

  • dncmrc1's avatar
    Quartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" required
    1 hour ago
    dncmrc1
  • Steve9's avatar
    Agilex 7 F/I Series True Differential Input Termination
    Solved
    14 hours ago
    Steve9
  • Steve9's avatar
    Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered
    Solved
    14 hours ago
    Steve9
  • Jack_Lin's avatar
    Bidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the node
    14 hours ago
    Jack_Lin
  • sleh's avatar
    Avalon-ST configuration with Agilex 3 fails
    18 hours ago
    sleh
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo