Forum Discussion

DM38's avatar
DM38
Icon for New Contributor rankNew Contributor
2 years ago

Cyclone 10 GX EMIF with Multiple Drivers

Hi, I am converting a design that previously used the MPFE to one that uses the EMIF on the Cyclone 10 GX. The MPFE allowed for multiple modules to be connected to the external memory and handled al...
Fpga Devkit
Generic Io
AdzimZM_Altera's avatar
AdzimZM_Altera
Icon for Regular Contributor rankRegular Contributor
2 years ago

Hi,


The arbitration logic in the statement means the Quartus will automatically added the arbitration logic into the design if there is multiple master connection to a slave.

It's not an additional module but it's a logic that you can view in the Platform Designer. I think it's in Interconnect section that you can configure the priorities.


So you don't have to create an arbiter to handle the transaction. Quartus can identify it and add the logic in the design.


Please let me know if you have any further question regarding this issue.


Thanks.

Regards,

Adzim