Forum Discussion

Sumanth's avatar
Sumanth
Icon for Occasional Contributor rankOccasional Contributor
1 month ago

Cyclone 10 GX AS x4 Configuration Compatibility with Infineon S25FS512S (Custom Flash Definition)

We are trying to use the Infineon S25FS512S QSPI NOR Flash with Cyclone 10 GX in Active Serial x4 (AS x4) configuration by creating a Custom Flash Definition based on AN229767. JTAG programming comp...
Configuration
Core Logic
Sumanth's avatar
Sumanth
Icon for Occasional Contributor rankOccasional Contributor
11 days ago

Hi Farabi,
I have one quick question.

I am currently setting CR2NV/CR2V to 0x88. If QPI mode is enabled by setting bit 6, the flash expects commands in the 4-4-4 protocol.

However, the Cyclone 10 GX EBh command requires the flash to operate in the 1-4-4 protocol. Therefore, I would expect QPI mode to remain disabled.

You suggested setting CR2NV/CR2V to 0xC8, which sets bit 6 as well. Could you please elaborate on why bit 6 of CR2NV/CR2V needs to be set in this configuration? Specifically, how does enabling this bit affect the EBh command sequence and its compatibility with the Cyclone 10 GX AS x4 configuration?

Regards,
Sumanth Srinivas