Forum Discussion

New Contributor

6 years ago

Critical Warning 16248 (pin is placed too close with ADC pins) and TSD use.

Hi, For my current project i use an IntelFPGA MAX10 (10M40DAF484) and i use a lot of the available IO's. Moreover, i need to use the internal temperature sensor. So i add the hard ADC IP and my own...

AnandRaj_S_Intel

Regular Contributor

6 years ago

Hi ,

Kindly find the below KDB for your reference. Maybe there is a chance of generation of noise by the GPIO pin, So better to follow the Quartus recommendation.

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/solutions/rd03032016_970.html

Regards,

Anand

Forum Discussion

Critical Warning 16248 (pin is placed too close with ADC pins) and TSD use.

Recent Discussions

Cyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memory

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

System PLL of Agliex5 PCIE example design cannot be locked after configuration

JTAG Chain Broken on Agilex 7-I Dev Kit

Request for Cyclone V Pinout File Information