Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Create Netlist

Hi, I want to create a netlist for my design for vhdl sources are not readable by customer. How can I do this? Then, if I want to simulate this netlist. Do I simply instantiate my componen...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

This is worth a read

http://www.altera.com/support/kdb/solutions/rd07312007_549.html

I have used VQM files in the past. Quartus can generate a VQM netlist. This is still readable ASCII test but harder to reverse engineer! I believe Altera have moved away from the idea of VQM netlists so you might be best off avoiding them.