Altera_ForumHonored Contributor11 years agoCPLD and SDRAM Hello Is that the CPLD has enough resources to be able to control a SDRAM Thanks
Altera_ForumHonored Contributor11 years agoHello I will use a 48Mhz clock, do you think that is enough!? Thank you Alex :)
Recent DiscussionsPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) DevicesRegarding Power-Up Sequence for Agilex 5Cyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsHow to tell Quartus my Arria10 target system CLKUSR frequency is 100MHz?Agilex 3 PLL in Source Synchronous mode ?