Altera_ForumHonored Contributor11 years agoCPLD and SDRAM Hello Is that the CPLD has enough resources to be able to control a SDRAM Thanks
Altera_ForumHonored Contributor11 years agoHello I will use a 48Mhz clock, do you think that is enough!? Thank you Alex :)
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts