Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Counter in VHDL

Hi, I want to design a 16 bit counter with 1uSec resulution. I have only 40MHz clock and can't use neither PLL or frequency divider. I can use only the 40MHz global clock. Can somebody reco...