Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Contraining source synchronous interfaces

Hello all! I'm trying to understand how to constrain source synchronous interfaces and I'm having some difficulties. Could someone please explain the following: When we have two fl...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

--- Quote Start ---

Launch is always first then data is latched on next clock. Who says otherwise?

--- Quote End ---

Ok, but why is then setup relationship=0ns at the FPGA input?