Forum Discussion

DominiqueM's avatar
DominiqueM
Icon for New Contributor rankNew Contributor
5 years ago

Constrain DQS to memory clock for DDR memory

Hi, I am building a DDR controller on a Cyclone 10 LP device. Using various guides I have managed to constrain the DQ signals to the DQS clock for write operations. However now I am trying to figur...
KhaiChein_Y_Intel's avatar
KhaiChein_Y_Intel
Icon for Regular Contributor rankRegular Contributor
5 years ago

Hi,


Unfortunately, there is no constraint to constrain a clock signal wrt to another clock signal. You have to apply multicycle exception if needed.


Thanks.

Best regards,

KhaiY