Forum Discussion

ahmad_zaklouta's avatar
ahmad_zaklouta
Icon for New Contributor rankNew Contributor
4 years ago

conflicting VCCIO settings

I am getting this error in Quartus for Agilex-I series FPGA: Error(11924): Bank '3B' has conflicting VCCIO settings Error(11928): 'fmc_a_clk1_m2c_p~pad' with I/O standard True Differential S...
Farabi_Altera's avatar
Farabi_Altera
Icon for Regular Contributor rankRegular Contributor
4 years ago

Hello,


Is it possible to share the skeleton design, so I can see the pin assignment in pin planner?


regards,

Farabi