Configuration and JTAG pin settings

Question

Hello,

I am using Cyclone 10 device 10CL040U484. How do I assign the EPCQ configuration pins as Input or Output? Are these automatically configured based on Quartus settings (Active serial configuration)?

What should be the settings for Active serial configuration (using EPCQ16A, for ex) for the following pins?

What about JTAG pins? Should I configure them in Pin planner?
Is there any setting where I should enable JTAG?

Thank you! Your answers and suggestions are highly appreciated.

nuraiman_m_intel · Answer

Hi,Thank you for contacting Intel community.Kindly refer to Cyclone 10 LP pin connection guidelines and handbook.Pin connection guideline: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone-10/pcg-01021.pdfHandbook: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/cyclone-10/c10lp-51003.pdfLet me know if you need further assistance.Regards,Aiman

nshan12 · Answer

Thank you! Reading it and proceeding with schematic design.

nuraiman_m_intel · Answer

I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

Forum Discussion

Configuration and JTAG pin settings

3 Replies

Recent Discussions

Trouble Getting started with Stratix 10 SOC

JTAG Chain Broken on Agilex 7-I Dev Kit

Agilex 5 Power

Issue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.

Agilex5 A5EB013BB23BE4S BSDL