Altera_ForumHonored Contributor14 years agoconfig fpgas with other fpga in AS mode When I config FPGAs with other FPGA in AS mode,I met troubles below. When I select 3.3v LVTTL as IO STANDARD,the phenomenon is as below. FPGA-1 : the DCLK pin's voltage is about 3.3v FPGA-2 : ...Show MoreFPGA_update.pdf86 KB
Altera_ForumHonored Contributor14 years agonew circuit diagram is attached.and the DAT0 is added this time.FPGA_update2.pdf90 KB
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information