Altera_ForumHonored Contributor17 years agocommunicatiom between external board running CDR and FPGA hi all i need your help please. communication between external board running CDR and FPGA I am working in connecting Startix Gx 'EP1SGX40GF1020C5' FPGA with external board . the board...Show More
Altera_ForumHonored Contributor17 years agocould you please clarify for me more how to use SERDES ?? THank you
Recent DiscussionsAgilex 3 PLL in Source Synchronous mode ?writing a word to cfm1 using on chip flash ip on max10MAX10 FPGA IOs not entering Tri-state (Hi-Z)To INTEL - Request for Compliance Data from your customerPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices