communicatiom between external board running CDR and FPGA

serdes is tranceivers, so your fpga doesn't accept that low speed. Upsampling could be more demanding than keeping your external board CDR. You need to stuff your bits externally and the receiver has to know which are the real bits from the stuffed ones. Alternatively, try your own CDR design inside FPGA(not that easy).