Comments on using Rapid Serial IO Megafunction on Stratix IV

Hello, I am thinking about using the Stratix IV and TI's TMS320C6657 DSP in my next design. I am planning on using Rapid Serial IO to connecto the Stratix to the DSP. I would like to know from others who have used Rapid Serial IO in their FPGA designs their experiences in using Altera's Rapid Serial IO megafunction? I do not intend to use any soft-core processor on the FPGA. If anyone has used the Rapid Serial IO please let me know your comments.

Thanks,

joe

Forum Discussion

Comments on using Rapid Serial IO Megafunction on Stratix IV

Recent Discussions

MAX10 nCONFIG pin slew rate requirement

Agilex 7 R-Tile RBES FPGA – Board Fails to Power On and JTAG Not Detected

Agilex 7 R-Tile RBES FPGA – CXL Device Enumeration Failure with CXL IP Design Example

Agilex 7 R-Tile RES FPGA – CXL Device Enumeration Failure with CXL IP Design Example

MAX10 FPGA pof-file programming fails