Forum Discussion
Altera_Forum
Honored Contributor
16 years agoYour plan involves changing the MSEL pin strapping, that is sampled on FPGA power-on reset. Altera suggests not to use logic to drive these pins, so jumper or switches would be a save solution.