Altera_ForumHonored Contributor10 years agoclock select for internal FPGA logic HI I am working on Arria v FPGA and I am writing the code for transferring serial data to a remote module using RS-422 protocol. Here I need to dynamically change the clock rate depending on some...Show More
Altera_ForumHonored Contributor10 years agoThanks for the suggestion of using PLL reconfiguration feature
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File InformationCyclone 10 LP's Extended Industrial parts