Altera_ForumHonored Contributor10 years agoclock select for internal FPGA logic HI I am working on Arria v FPGA and I am writing the code for transferring serial data to a remote module using RS-422 protocol. Here I need to dynamically change the clock rate depending on some...Show More
Altera_ForumHonored Contributor10 years agoThanks for the suggestion of using PLL reconfiguration feature
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew