Clock for IMB SRAM IN NEEK

Question

Hi all,

I have a very small issue in using the 50 Mhz external clock for accessing the SSRAM. When i use a PLL to generate a 50 MHZ clock i was able to run a hello world program out of SSRAM but if i try to access the SSRAM via the 50MHZ external clock i get the error

LEAVING TARGET PROCESSOR PAUSED.

What does this error mean? Is it not possible to access the SSRAM using the 50 MHZ external clock or should there be anything that should be looked upon before using it.

Many Thanks,

Shyam JUde J

altera_forum · Answer

If I rembember well, the SSRAM clock must be -3ns displaced with respect to CLOCK_50 (system clock). So, a PLL is needed.

altera_forum · Answer

So u mean to say that a PLL Clock is always necessary when you use a SSRAM. Are you sure about it?

altera_forum · Answer

Sorry, my last answer was imprecisse. I meant SDRAM instead of SSRAM. Also, my experience was with DE2.  I've used SSRAM with the original CLOCK_50, without PLL, on DE2.

Forum Discussion

Clock for IMB SRAM IN NEEK

3 Replies

Recent Discussions

Does direct connection of two AXI4 Masters to DDR Slave support auto-arbitration on Agilex 5?

Agilex5 Engineering Silicon

Max10 Security Bit

MAX 10. No 3.0 V Schmitt Trigger I/O standard

Agilex Reset_Release no associated clock