Forum Discussion

Honored Contributor

15 years ago

Clock doubler without PLL

I have a design where I need to double an incoming frequency but lo and behold I made a mistake of not putting this input signal in a dedicated clock input pad.... so, it would appear that PLL:...

Altera_Forum

Honored Contributor

15 years ago

Thanks. The most feasible way seems to be to add this on the list of changes for a new board spin so I can use a PLL.. I did some google search and didn't find anything either.

Forum Discussion

Clock doubler without PLL

Recent Discussions

Vcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0

EMIF Pin Assignment for Agilex 7 FPGA I-Series DevKit (DK-DEV-AGI027R1BES)

Timing Slacks inside Altera IP

Part Status request

Agilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation Discrepancy