Clock divider

Hi. I would like to know how is the best way for implement a clock divider on a Cyclone II FPGA. My application is for audio, and need to work in a frequency of 44.1 kHz. Thank's Leandro